Current radar signal processors lack either performance or flexibility. Custom soft-core processors exhibit potential in high-performance signal processing applications, yet remain relatively unexplored in research literature. In this paper, we use an iterative design methodology to propose a novel softcore streaming processor architecture. The datapaths of this architecture are arranged in a circular pattern, with multiple operands simultaneously flowing between switching multiplexers and functional units each cycle. By explicitly specifying instruction level parallelism and software pipelining, applications can fully exploit the available computational resources. The proposed architecture exceeds the clock cycle performance of a commercial high-end DSP processor by an average factor of 14 over a range of typical operating parameters in a radar signal processor application.
Reference:
Broich, R and Grobler, H. 2014. Soft-core dataflow processor architecture optimised for radar signal processing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34(1), pp 43-51
Broich, R., & Grobler, H. (2014). Soft-core dataflow processor architecture optimised for radar signal processing: Article. http://hdl.handle.net/10204/7909
Broich, R, and H Grobler "Soft-core dataflow processor architecture optimised for radar signal processing: Article." (2014) http://hdl.handle.net/10204/7909
Broich R, Grobler H. Soft-core dataflow processor architecture optimised for radar signal processing: Article. 2014; http://hdl.handle.net/10204/7909.
Copyright: 2014 IEEE. Due to copyright restrictions, the attached PDF file only contains the abstract of the full text item. For access to the full text item, please consult the publisher's website.
Author:Broich, RDate:Dec 2013Current radar signal processor architectures lack either performance or flexibility in terms of ease of modification and large design time overheads. Combinations of processors and FPGAs are typically hard-wired together into a precisely timed ...Read more
Author:De Villiers, J; Cronje, JDate:Apr 2013This work extends earlier work on the real-time photogrammetric stitching of staring arrays of high resolution videos on commercial off the shelf hardware. The blending is both further optimised for Graphics Processor Unit (GPU) implementation ...Read more
Author:Pennefather, S; Bradshaw, K; Irwin, Barry VWDate:Sep 2017Currently, network analytics requires direct access to network packets, normally through a third-party application, which means that obtaining realtime results is difficult. We propose the NFP-CPU heterogeneous framework to allow parts of ...Read more