Scaling Ion Traps for Quantum Computing

H. Uys\(^1\), J. M. Amini\(^2\), J. H. Wesenberg\(^1\), S. Seidelin\(^4\), J. Britton, J. J. Bollinger, D. Leibfried, C. Ospelkaus, A. P. van Devender and D. J. Wineland

National Institute of Standards and Technology, Boulder, Colorado, USA.
\(^1\)Currently: National Laser Center, CSIR, Pretoria, South Africa.
\(^2\)Currently: Georgia Tech Quantum Institute; GTRI/STL, Atlanta, Georgia, USA.
\(^3\)Currently: Centre for Quantum Technologies, National University of Singapore, Singapore.
\(^4\)Currently: Institut Neel-CNRS, BP 166, 25, rue des Martyrs, 38042 Grenoble Cedex 9, France.
Author e-mail address: huys@csir.co.za

Abstract: The design, fabrication and preliminary testing of a chipscale, multi-zone, surface electrode ion trap is reported. The modular design and fabrication techniques used are anticipated to advance scalability of ion trap quantum computing architectures.

1. Summary

Atomic ion traps are a lead contender for implementation of quantum computing [1]. While many basic components of quantum information processing have been demonstrated in these systems, successful scaling to many qubit architectures is yet to be achieved. Here we advance toward that goal by developing a design library of components for such an architecture, which can be quickly assembled into complicated trap designs. We manufacture and test a 150 zone surface trap with six junctions, and demonstrate the first example of transport through an electrode junction on a surface electrode trap [2].

![Figure 1: (a) Close-up view of multi-zone, surface electrode ion trap. (b) The trap was mounted on a 120 pin grid array.](image)

2. References